⚠️ 請留意冒充招募人員的詐欺活動,了解更多。

Memory IP Architect / SoC uArchitect <Executive Level>

台灣 全職 在家工作或混合工作模式 查看職務說明
An innovative semiconductor company is seeking a seasoned Memory IP Architect / SoC uArchitect to define and drive advanced memory subsystem architectures for high-performance computing and AI applications. This position will lead architectural decisions, system optimization, and cross-functional execution from early concept development through silicon validation.
  • Lead next-generation memory architecture for AI, HPC, networking, and ASICs.
  • Drive product from concept through silicon while working with executive level.

關於我們的客戶

Our client is a fast-growing semiconductor technology company focused on developing advanced silicon solutions for data-intensive applications. The organization combines deep expertise in system architecture, IP development, and custom SoC design, serving customers in emerging high-performance computing, AI, and networking markets.

職務說明

  • Define the architecture, specifications, and roadmap for advanced memory IP and SoC memory subsystems.
  • Drive system-level memory strategies covering bandwidth, latency, power efficiency, scalability, and total cost optimization.
  • Architect solutions utilizing technologies such as DDR5, LPDDR5X/LPDDR6, HBM3E/HBM4, SRAM, cache hierarchies, and memory coherency frameworks.
  • Conduct architectural exploration, performance analysis, and modeling using software-based simulation environments.
  • Partner closely with RTL, verification, DFT, physical design, packaging, firmware, and software teams to ensure successful implementation.
  • Participate in customer-facing technical discussions, design reviews, and long-term product planning.
  • Support silicon bring-up activities, debug efforts, and post-silicon performance optimization.

理想的應徵者

  • BS, MS, or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related discipline.
  • 15+ years of semiconductor industry experience with significant architectural ownership.
  • Demonstrated success delivering complex SoC, memory controller, or memory IP products from definition through production silicon.
  • Strong expertise in multiple areas, including:
    • DDR5, LPDDR5X, and LPDDR6
    • HBM3E and HBM4
    • SRAM and cache architecture
    • Memory controllers and PHY technologies
    • Memory coherency protocols
    • AI accelerator or HPC system architecture
  • Hands-on experience with architectural modeling and simulation using C/C++, SystemC, Python, or related tools.
  • Strong communication, leadership, and cross-functional collaboration skills.

福利待遇

  • Competitive executive-level compensation package with performance-based incentives.
  • Opportunity to shape cutting-edge memory technologies and future silicon platforms.
  • Global collaboration across engineering teams in multiple regions.
  • High visibility with senior leadership and direct impact on product strategy.
  • Career growth within a rapidly expanding semiconductor organization focused on next-generation computing solutions.
聯絡
Eddie Chien
職務編號
JN-102026-7120147
手機號
+886 2 8729 8260

職務概要

職務類別
工程與製造
子類別
工程設計、研發及新產品導入
產業
半導體
地區
台灣
合約類型
全職
招募顧問名稱
Eddie Chien
招募顧問電話
+886 2 8729 8260
職務編號
JN-102026-7120147
辦公模式
在家工作或混合工作模式

Michael Page的多元化與包容性

在米高蒲志,我們不僅接受差異,更為之感到自豪。我們鼓勵來自不同背景的求職者申請這個職位,並致力於建設包容及多樣化的工作場所,讓每位員工都能茁壯成長。 如果您在招募過程中需要任何支持或合理的調整,請告知我們。